Welcome![Sign In][Sign Up]
Location:
Search - bus_arbiter veril

Search list

[VHDL-FPGA-Verilogarbiter

Description: 一个用verilog编写的总线仲裁程序。多个设备共享总线,不同设备的优先级是变化的,保证每个设备都有公平的使用总线的机会。-Verilog prepared a bus with arbitration proceedings. Multiple devices share the bus, the priority of different devices is changing to ensure that each device will have a fair opportunity to use the bus.
Platform: | Size: 3072 | Author: bao rui | Hits:

CodeBus www.codebus.net